doi: 10.17586/2226-1494-2022-22-6-1136-1142


A method for documenting architectural solutions of computing platforms

Y. G. Gorbachev


Read the full article  ';
Article in Russian

For citation:
Gorbachev Ya.G. A method for documenting architectural solutions of computing platforms. Scientific and Technical Journal of Information Technologies, Mechanics and Optics, 2022, vol. 22, no. 6, pp. 1136–1142 (in Russian). doi: 10.17586/2226-1494-2022-22-6-1136-1142


Abstract
The article describes a method for documenting the principles of functioning and internal organization of computing platforms, including reconfigurable computing systems and non-standard processor architectures. The novelty is in using of unified tools to describe: the design process and the computing process, hardware, software and tools, computing components of different granularity. The proposed approach is to describe computing platform as an ideal model that represents abstract algorithms for fulfilling functional requirements without specifying of how to implement it. Then the iterative model refinement follows including selection of physical implementation options, specifying the technological stacks, and additional mechanisms that provide the specified system qualities. A feature of the method is a kernel used for structuring information, classifying and describing the computational mechanisms the system consists of. The kernel includes elements common for different systems and is based on the analysis of a large number of computing architectures. The method describes the principles of the organization of platforms which are usually not considered together. These are: generalized processors with classical architecture which is an evolution of the von Neumann principles; systems based on microcontrollers; operating systems; large- and small-granular reconfigurable systems; specialized processors and accelerators; artificial neural networks. The proposed method can be used to structure information in both traditional and rapidly developing areas: reconfigurable systems and specialized processors. Based on the method, it is possible to create a common database of computing mechanisms suitable for use in different functional units of the system and at different levels of granularity. The results of the work can be useful for system architects to describe complex computing mechanisms consisting of software, hardware and dynamically generated adaptive “intelligent” components which will simplify their reuse and can be used to generate new architectural solutions. Also, the proposed method can be used in the process of training specialists, for a visual demonstration of the basic principles of computer technology.

Keywords: architecture, architectural description, computing systems, computing mechanisms, reconfigurable systems

References
  1. Chattopadhyay A. Ingredients of adaptability: A survey of reconfigurable processors. VLSI Design, 2013, pp. 1–18. https://doi.org/10.1155/2013/683615
  2. Reshadi M. No-Instruction-Set-Computer (NISC) Technology Modeling and Compilation. PhD dissertation. University of California, Irvine. 2007, 153 p.
  3. Somnath P., Swarup B. Computing with Memory for Energy-Efficient Robust Systems. Dordrecht, Springer, 2011, 249 p.
  4. Siegl P., Buchty R., Berekovic M. Data-centric computing frontiers: A survey on processing-in-memory. Proc. of the Second International Symposium on Memory Systems (MEMSYS '16), 2016, pp. 295–308. https://doi.org/10.1145/2989081.2989087
  5. Tabkhi H., Bushey R., Schirner G. Function-level processor (FLP): A novel processor class for efficient processing of streaming applications. Journal of Signal Processing and Systems, 2016, vol. 85, no. 1, pp. 287–306. https://doi.org/10.1007/s11265-015-1058-5
  6. Lysecky R., Stitt G., Vahid F. Warp Processors. ACM Transactions on Design Automation of Electronic Systems, 2006, vol. 11, no. 3, pp. 659–681. https://doi.org/10.1145/1142980.1142986
  7. Pinkevich V., Platunov A., Gorbachev Y. Design of embedded and cyber-physical systems using a cross-level microarchitectural pattern of the computational process organization. CEUR Workshop Proceedings, 2020, vol. 2893.
  8. Savage J. Models of Computation: Exploring the Power of Computing. Boston, MA, USA, Addison-Wesley, 1998, 600 p.
  9. Processor Description Languages. Ed. by M. Prabhat, D.Nikil. San Francisco, CA, USA, Morgan Kaufmann Publishers Inc., 2008, 432 p. https://doi.org/10.1016/B978-0-12-374287-2.X5001-0
  10. Aarenstrup R. Managing Model-Based Design. Natick, MA, MathWorks Inc., 2015, 86 p.
  11. Nane R., Sima V., Pilato C., Choi J., Fort B., Canis A., Chen Y., Hsiao H., Brown S., Ferrandi F., Anderson J., Bertels K. A Survey and evaluation of FPGA high-level synthesis tools. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, vol. 35, no. 10, pp. 1591–1604. https://doi.org/10.1109/TCAD.2015.2513673
  12. Booch G., Jacobson I., Rumbaugh J. The Unified Modeling Language User Guide. Boston, MA, USA, Addison-Wesley, 1998, 391 p.
  13. Delligatti L. SysML Distilled: A Brief Guide to the Systems Modeling Language. Boston, MA, USA, Addison-Wesley, 2013, 267 p.
  14. Jean-Luc V. Model-based System and Architecture Engineering with the Arcadia Method. Elsevier, 2017, 388 p.


Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Copyright 2001-2024 ©
Scientific and Technical Journal
of Information Technologies, Mechanics and Optics.
All rights reserved.

Яндекс.Метрика