FAST SEQUENTIAL INTEGER RADIX-4 DIVIDER

Alexander Rumyantsev

2011 , VOLUME 11, NUMBER 6 ( NOVEMBER-DECEMBER )

ISSN 2226-1494 (print), ISSN 2500-0373 (online)

Publications

Editor-in-Chief

Nikiforov
Vladimir O.
D.Sc., Prof.

Partners

FAST SEQUENTIAL INTEGER RADIX-4 DIVIDER

A. Rumyantsev

Read the full article

Abstract

One-clock divisor and dividend normalization unit, which occupies slightly more area compared to the sequential (multi cycle) normalization units is designed. A novel method to determine the overflow situation in signed and unsigned integer division, which minimizes the hardware resources footprint and reduces their energy consumption, is proposed. The various architectural options for pipelining the integer radix-4 divider, using the designed one-clock normalization unit and proposed overflow detection method, are compared.

Keywords: integer radix-4 division, normalization of the dividend and divisor, overflow in integer signed and unsigned division.

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License