SYNTHESIS METHOD OF DIGITAL-TO-ANALOG CONVERTER SCHEMATIC MODELS FOR INTEGRATED CIRCUITS

Subject of Research.Parasitic parameters, which appear on layout design stage of analog schematic model, cause negative effect on analog block performance. The presence of negative effect of parasitic parameters can be the reason for block inadequacy to its technical requirements. It leads to new design of schematic model. Since there is no automatic approach for generation of schematic models, which takes into account all types of parasitic parameters, time-consuming design efforts increase. The paper presents features of automated moving  from analog behavioral models to schematic ones. It is shown that detailed analysis of different types of parasitic parameters should be performed on schematic level to eliminate them from layout. Method. A method of analog model synthesis for digital-to-analog converter (DAC) is proposed. The proposed method improves block performance by minimization of parasitic parameters and provides technology migration. Main Results. The method contains additional stages as compared to traditional design flow: generation of schematic models from behavioral models, analysis of different types of parasitic parameters and the stage of model refinement. For implementation of the generation stage the software was designed, which performs automated generation of schematic model from behavioral description. The method was used to design 12-bit DAC on 350 nm technology. Parasitic parameters were defined and eliminated to increase the block high-speed performance. Practical Relevance. The proposed method can be used for DAC design on any technology. The method allows decreasing the effect of parasitic parameters and reducing design effort. The method gives the possibility for generating several architecture variants at once. 

1. Lavango L., Markov I.L., Martin G., Scheffer L.K. Electronic Design Automation for Integrated Circuit Handbook. 2^nd ed. CRC Press, 2016,1472 p.
2. Adamov Yu.F., Shishina L.Yu. Design of System on Chip. Moscow, MIET Publ., 2005, 163 p. (in Russian)
3. Osipov D.L. The use of Behavioral Models for the Design of Complex-Functional Blocks of Analog-to-Digital Aonverters. Dis. PhD Eng. Sci. Moscow, 2013, 138 p. (in Russian)
4. O’Riordan D., O’Sullivan C. Mixed-Signal Design and Verification Methodology for Complex SoCs. S3 Group, 2013.
5. Adamov Yu.F., Grushevskii A.M., Timoshenkov S.P. Systems Designing on Printed Circuit using MentorGraphics CAD. Part 1: Present Problems of Designing and Microelectronic Systems Technologies. Moscow, MIET Publ.,2008, 352 p. (in Russian)
6. Ochotta E.S., Rutenbar R.A., Carley L.R. Synthesis of high-performance analog circuits in ASTRX/OBLX. IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, 1996, vol. 15, no. 3, pp. 273–294. doi: 10.1109/43.489099
7. Waters A. Automated Verilog-to-Layout Synthesis of ADCs Using Custom Analog Cell. PhD Thesis. 2015.
8. Kundert K.S., Zinke O. The Designer’s Guide to Verilog-AMS. Springer, 2004, 270 p.
9. Osipov D., Bocharov Y. Behavioral model of split capacitor array DAC for use SAR ADC design. Proc. 8^th Conference of Ph.D. Research in Microelectronics and Electronics. Aachen, Germany, 2012, pp. 127–130.
10. Li Y., Lian Y. Improved binary-weighted split-capacitive-array DAC for high-resolution SAR ADCs. Electronics Letters, 2014, vol. 50, no. 17, pp. 1194–1195. doi: 10.1049/el.2014.1752
11. Fiorelli R., Guerra O., Del Rio R., Rodriguez-Vazquez A. Effects of capacitors non-idealities in un-even split-capacitor array SAR ADCs. Proc. Conference on Design of Circuits and Integrated Systems. Estoril, Portugal, 2015. doi: 10.1109/DCIS.2015.7388595
12. Rosenberg F.H. 8-bit 50ksps ULV SAR ADC. Master’s Thesis. Trondheim, Norway, 2015, 79 p.
13. Lyu T., Yao S., Nie K., Xu J. A 12-bit high-speed column-parallel two-step single-slope analog-to-digital converter (ADC) for CMOS image sensors. Sensors, 2014, vol. 14, pp. 21603–21625. doi: 10.3390/s141121603
14. Zhu Y., Chio U-F., Wei H.G., Sin S.W., Seng-Pan U., Martins R.P. Linearity analysis on a series-split capacitor array for high-speed SAR ADCs. VLSI Design, 2010, vol. 2010, art. 706548. doi: 10.1155/2010/706548
15. Lemko I.V., Belyaev Y.V., Kostygov D.V., Nevirkovets N.N., Andryakov Y.A., Mikhteeva A.A. Integrated circuit layout design for a micromechanical accelerometer. Proc. 24^th St. Petersburg Int. Conf. on Integrated Navigation Systems. St. Petersburg, 2017. doi: 10.23919/ICINS.2017.7995648

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License