IMPLICATION AND EQUIVALENCE AS A BASIS FOR VERIFICATION

O. F. Nemolochnov, A. Zykov, V. I. Polyakov


Read the full article  ';

Abstract

The article deals with implication and equivalence functions used for verification of logical circuits and software products in the course of their design and implementation.


Keywords: design, verification, implication, equivalence, computation process

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Copyright 2001-2022 ©
Scientific and Technical Journal
of Information Technologies, Mechanics and Optics.
All rights reserved.

Яндекс.Метрика